

10061475  
02/01/2002

U.S. UTILITY Patent Application

PATENT NUMBER and  
ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10061475	02/01/2002	257		2811	<i>Loke</i>

\*\*APPLICANTS: Krutsick Thomas;

\*\*CONTINUING DATA VERIFIED:

*none*  
*Loke*

BEST AVAILABLE COPY

\*\* FOREIGN APPLICATIONS VERIFIED:

*none*  
*Loke*

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☒ no

35 USC 119 conditions met ☐ yes ☒ no

Verified and Acknowledged Examiners's initials *Loke*

ATTORNEY DOCKET NO

10

TITLE : Method of fabricating complementary self-aligned bipolar transistors

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)

<b>NOTICE OF ALLOWANCE MAILED</b>		<b>CLAIMS ALLOWED</b>	
		Assistant Examiner	Total Claims <input type="checkbox"/> Print Claim for O.G. <input type="checkbox"/>
<b>ISSUE FEE</b>		<b>DRAWING</b>	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg. <input type="checkbox"/> Print Fig. <input type="checkbox"/>
		Primary Examiner	
<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>		<b>PREPARED FOR ISSUE</b>	Application Examiner
<b>WARNING:</b> The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35 Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☒ CD-ROM

(Attached in pocket on right inside flap)